Senior Asic Dft Engineer

All-In-One Scriptless Test Automation Solution!
Location:
Linthicum, MarylandDuration: 12 months contract with possible extension
Job DescriptionPay Range: $60- $71 /hr. The pay rate may differ depending on your skills, education, experience, and other qualifications.
Featured Benefits:
Medical insurance in compliance with the ACA.401(k).Sick leave in compliance with applicable state, federal, and local laws.Job Description: Senior ASIC DFT Engineer: Client is seeking an ASIC DFT Engineer to join our team of highly qualified, diverse individuals in Digital Technologies.Qualified applicant will become part of the Digital Technologies department, which specializes in product designs for a variety of applications from undersea to outer space.The individual will be responsible for DFT (Design for Testability) aspects of ASIC Design.Successful candidates will have a thorough understanding of digital design concepts and have prior experience with the ASIC development process.Must be knowledgeable in VHDL, Verilog or SystemVerilog RTL coding and be highly proficient in DFT methodologies.This candidate will have an ability to operate in a team environment and collaborate across the different teams as required to accomplish the goals.This position will be in Morrisville, NC or Linthicum, MD. Basic Qualifications: Bachelor's degree in Electrical Engineering or a related discipline and a minimum of 9+ years of relevant experienceExperience in full product life cycle of ASIC DesignExperience with Cadence, Mentor and/or Synopsys test insertion and ATPG toolsExperience with hierarchical scan testing, IEEE-1500 and/or IEEE-1687, test compression, JTAG IEEE-1149.1 and IEEE-1149.6 (AC JTAG)Experience with memory BIST and logic BISTExperience generating test patterns and analyzing and debugging test failuresExperience working with test engineers to implement ATPG vectors on tester hardwareProficiency in HDL (VHDL/Verilog/SystemVerilog) and scripting languages such as Tcl, Python or PerlEffective communication and presentation skills and high proficiency in technical problem solvingKnowledge of Synthesis, P&R and Static Timing Analysis would be a plus
#J-18808-Ljbffr