Senior Mixed Signal Design Engineer

Details of the offer

Senior Mixed Signal Design Engineer We are now hiring for a Senior Mixed-signal Design Engineer!

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a "learning machine" that constantly evolves by adapting to new opportunities that are hard to solve, that only we can take on, and that matter to the world. This is our life's work, to amplify human creativity and intelligence. Make the choice to join us today. As a member of our Mixed-Signal high-speed I/O SerDes group, you'll be working on NVIDIA's latest groundbreaking technology that enables and accelerates gaming, artificial intelligence, deep learning, and autonomous driving. Your design will be consumed by standard as well as industry-leading proprietary high-speed protocols, and will serve as one of the key IPs in many complex SoC.

What you'll be doing: Work with analog designers to create accurate SystemVerilog model of analog components such as closed-loop PLL, Rx CTLE, SAR ADC, and also optics components.
You'll work with system architects and digital designers to define and verify the system architecture specification and refine adaptation algorithms.
Help in streamlining workflows with proper scripts to increase efficiency and enable reusability.
Be actively involved in silicon bring-up, build scripts that can be used for debug, QA, characterization, and ATE.
What we need to see: B.S. or MS degree in Electrical Engineering or equivalent experience.
5+ years of experience working in high-speed I/O digital design, knowledge at protocol level (SATA, PCIE, USB) preferred.
Have a deep understanding of Verilog or SystemVerilog, logic design, and circuit modeling for mixed-signal blocks.
Deep understanding of high-speed Serdes/PLL analog circuit design.
Proven experience with custom digital circuit design and adaptation algorithms, such as DFE, CTLE, CDR, and offset cancellation.
Have a strong background in Perl and Python scripting.
Background in computer architecture and deep learning is a plus.
The base salary range is 128,000 USD - 258,750 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. You will also be eligible for equity and benefits.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status, or any other characteristic protected by law.

#J-18808-Ljbffr


Nominal Salary: To be agreed

Source: Jobleads

Job Function:

Requirements

Scientist, Project Engineering

Job Title: Scientist, Project Engineering Job Code: 17678 Job Location: Multiple locations available, work must be done onsite, relocation can be provided fo...


L3Harris Technologies - California

Published 11 days ago

Associate Director - Signature Management & Technology Design Engineer

Date Posted: 2024-10-18 Country: United States of America Location: AZ827: RMS AP Bldg 827C 1151 East Hermans Road Building 827C, Tucson, AZ, 85756 USA Posit...


Raytheon - California

Published 11 days ago

Manufacturing Engineer I

Date Posted: 2024-11-06 Country: United States of America Location: AZ201: RMS AP Bldg 801 1151 East Hermans Road Building 801, Tucson, AZ, 85756 USA Positio...


Raytheon - California

Published 11 days ago

Mechanical Engineer, Powertrain Integration

Rise above. Are you ready to take human possibility to a new dimension with us? Supernal is an Advanced Air Mobility (AAM) company that's developing an elect...


Supernal - California

Published 11 days ago

Built at: 2024-11-21T19:31:47.117Z