Silicon Design Verification Engineer

Details of the offer

WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
AMD together we advance_


THE ROLE: AMD's Adaptive and Embedded Computing Group (AECG) is seeking for a Design Verification Engineer to contribute on high-speed Memory Controller and PHY/IO IP Verification. The individual will help design, develop and use digital simulation and/or formal based verification environments, at block and full chip FPGA level, to prove the functional correctness of DDR, LPDDR, RLDRAM, QDR, HBM Memory Controllers, PHY/IO, and Network On-Chip (NOC) IPs, Subsystem, and SOC designs.
THE PERSON: A Silicon Design Engineer will be a dynamic, quality-conscious, attention oriented individual with industry or academic experience in successfully verifying products with high quality. Your experience and expertise in developing advance SystemVerilog and UVM based testbench and Automation that can scale with Full-Chip will enable improved execution of AMD's devices and productivity. Candidate is expected to be a strong team player with good communication skills and one who is able to positively and strategically influence the Memory Controller design teams with an eye towards improving overall product quality.
KEY RESPONSIBILITIES: Plan verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenariosCreate and enhance constrained-random and/or directed verification environments using System Verilog and UVM, or formally verify designs with SVA and industry leading formal toolsIdentify and write all types of coverage measures for stimulus quality measurementsDebug tests with design engineers to deliver functionally correct design blocksClose coverage measures to identify verification holes and to show progress towards tape-outPREFERRED EXPERIENCE: Proficiency in System Verilog and UVMProficiency in C, Perl, Python and/or other scripting languagePrior experience with AXI Protocol, NoC architecture or DDR Protocol a plusCandidate is expected to be a strong team player with good communication skills and one who is capable to work independently with an eye towards improving overall product quality.Understanding of state-of-the-art digital design and verification techniques, including simulation-based verification flow, assertion and metric-driven verification.Familiarity with verification management tools and understanding of database management particularly as it pertains to regression managementPrior use of simulation tools/debug environments such as Synopsys VCS, Synopsys VCS-XA, or Cadence IES is a strong plusBasic understanding of formal property checking, gate level simulation, power verification using UPF, reset verification, and/or contention checking is a plusACADEMIC QUALIFICATIONS:
BS or MS in Electrical Engineering, Computer Science or related equivalentLOCATION: San Jose, CA
#LI-DW1
#LI-HYBRID


At AMD, your base pay is one part of your total rewards package. Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position. You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD's Employee Stock Purchase Plan. You'll also be eligible for competitive benefits described in more detail here.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

#J-18808-Ljbffr


Nominal Salary: To be agreed

Source: Jobleads

Job Function:

Requirements

Mechanical Engineer Iv - Goleta, Ca

This role will be on a hybrid schedule at Goleta, CA   Why You'll Love This Role    As a Mechanical Engineer IV at KARL STORZ, you will be at the forefron...


Karl Storz Endoscopy - America - California

Published 15 days ago

Director Ww Systems Engineering Growth & Excellence

The Pure StorageDirector of WW SE Growth & Excellencefor the SE organization is a global level leader within the SE Organization who will drive key strategy ...


Pure Storage - California

Published 15 days ago

Hardware Engineer, Manufacturing

SHOULD YOU ACCEPT THIS CHALLENGE... Pure Storage is looking for a dynamicHardware Engineer, Manufacturingto join our hyperscale line of business team, with e...


Pure Storage - California

Published 15 days ago

Mep Project Manager

It is an exciting time to join MGAC! MGAC is a global boutique consultancy dedicated to managing and representing our clients' best interests. Our success i...


Mgac - California

Published 14 days ago

Built at: 2024-12-23T13:07:41.977Z